The syntax for conditional assignment in VHDL typically involves specifying the condition followed by the $q,$

Select one:

a$.$ entity declaration

b$.$ variable declaration

c$.$ component instantiation

d$.$ signal assignment