Question: There are intermediate storage buffers or latch after each stage and the delay of each buffer is 1 ns. A program consisting of 10 instructions
There are intermediate storage buffers or latch after each stage and the delay of each buffer is 1 ns. A program consisting of 10 instructions I1, I2, , I10 is executed in the pipelined processor.
Instruction I4 is the only branch instruction and its branch target is I9. If the branch is taken during the execution of this program, calculate the time required to complete the program using time space table. Also identify the instruction which is not there in the pipeline when the Branch Instruction executes
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
