We want to design a 16GB YTE memory system that can be accessed in bytes using 4G * 1 DRAM CHIP. Show memory organization that includes chip arrays, various input/output signals, MAR, mapping to MBR, etc. (Place memory address line to enable data interleaving)

Briefly explain what the advantages are of doing data interleaving above.