Which of the following will affect $($increase or decrease$)$ the speedup of pipeline $($ILP$)?$ Check all that apply.

The number of pipeline stages

The frequency of the system clock

The size of the instruction word

The complexity of instruction memory

whether the pipeline stages are balanced or not