You should only submit a single Verilog file named with your R Number (ex: R01147848.v) and the
Fantastic news! We've Found the answer you've been seeking!
Question:
You should only submit a single Verilog file named with your R Number (ex: R01147848.v) and the module inside the file should start with the module declaration: module less_than(A, B, F);If your verilog module does not meet these two requirements, the testbench/grading system will not recognize your submission and you will receive a grade of 0.
Related Book For
Personal Finance An Integrated Planning Approach
ISBN: 978-0136063032
8th edition
Authors: Ralph R Frasca
Posted Date: