Timing(1st Edition)

Authors:

Sachin Sapatnekar

Type:Hardcover/ PaperBack / Loose Leaf
Condition: Used/New

In Stock: 2 Left

Shipment time

Expected shipping within 2 - 3 Days
Access to 35 Million+ Textbooks solutions Free
Ask Unlimited Questions from expert AI-Powered Answers 30 Min Free Tutoring Session
7 days-trial

Total Price:

$101.12

List Price: $144.45 Savings: $43.33 (30%)
Access to 30 Million+ solutions
Ask 50 Questions from expert AI-Powered Answers 24/7 Tutor Help Detailed solutions for Timing

Price:

$9.99

/month

Book details

ISBN: 1402076711, 978-1402076718

Book publisher: Springer

Book Price $101.12 : Statistical Timing Analysis Is An Area Of Growing Importance In Nanometer Te- Nologies‚ As The Uncertainties Associated With Process And Environmental Var- Tions Increase‚ And This Chapter Has Captured Some Of The Major Efforts In This Area. This Remains A Very Active Field Of Research‚ And There Is Likely To Be A Great Deal Of New Research To Be Found In Conferences And Journals After This Book Is Published. In Addition To The Statistical Analysis Of Combinational Circuits‚ A Good Deal Of Work Has Been Carried Out In Analyzing The Effect Of Variations On Clock Skew. Although We Will Not Treat This Subject In This Book‚ The Reader Is Referred To [LNPS00‚ HN01‚ JH01‚ ABZ03a] For Details. 7 TIMING ANALYSIS FOR SEQUENTIAL CIRCUITS 7.1 INTRODUCTION A General Sequential Circuit Is A Network Of Computational Nodes (gates) And Memory Elements (registers). The Computational Nodes May Be Conceptualized As Being Clustered Together In An Acyclic Network Of Gates That Forms A C- Binational Logic Circuit. A Cyclic Path In The Direction Of Signal Propagation 1 Is Permitted In The Sequential Circuit Only If It Contains At Least One Register . In General, It Is Possible To Represent Any Sequential Circuit In Terms Of The Schematic Shown In Figure 7.1, Which Has I Inputs, O Outputs And M Registers. The Registers Outputs Feed Into The Combinational Logic Which, In Turn, Feeds The Register Inputs. Thus, The Combinational Logic Has I + M Inputs And O + M Outputs.