Question: ARM processors perform predicated operations; for example ADDEQ performs an addition only if the Z-bit is set. Multimedia instructions that operate with multiple independent words
ARM processors perform predicated operations; for example ADDEQ performs an addition only if the Z-bit is set. Multimedia instructions that operate with multiple independent words don't set the condition code bits. For example, Intel's comparisons are used to set subwords to all Os or all ls that can late r be used as masks in logic al operations. Suppose you were proposing to add something like the MMX extensions to an ARM-like instruction set with a three or four register instruction format, how do you think you could take advantage of predicated execution?
Step by Step Solution
3.41 Rating (148 Votes )
There are 3 Steps involved in it
If you are using a three register format you could compare two registers to create a mask register n... View full answer
Get step-by-step solutions from verified subject matter experts
