Assume you have a module that consumes 100 units of area and has a delay of 10 ns. The pipeline registers have an area of 2 units, and t_reg = 500 ps. By varying the number of pipeline stages, make a graph with throughput on the y-axis and area on the x-axis. What can you say about the cost (area) versus benefit (throughput) for very deep pipelines?