Write structural Verilog code for a module that is an N-bit serial-in, serial-out rightshift register. Inputs to the shift register are bit signals: SI (serial input), Sh (shift enable), and CLK. Your module should have a generate statement. Assume that a component for a D flip-flop with clock enable (CE) is available.