An integrated circuit logic family has NAND gates with a fan- out of eight standard loads and buffers with a fan- out of 16 standard loads. Sketch a schematic showing how the output signal of a single NAND gate can be applied to 38 other gate inputs, using as few buffers as possible. Assume that each input is one standard load.