$1\mathrm{.}1$ Design an $8-$bit signed shift$-$add multiplier. Your answer should include the microarchitecture of the multiplier and a Verilog behavioral hardware description of the multiplier. Also include a simulation of the multiplier for one input case using Icarus and gtkwave to generate a timing diagram that include all the critical signals in your multiplier realization.