1.

2.trace this code using the table above and then stimulates the code to verify

that's all the information provides to me

1. Trace the following code by filling in the table below. module LFSR (R, L, Clock, Q, count); input (0:2] R; input L, Clock; output reg (0:2] O; always @ (posedge Clock) if (L) Q