Question: 10. Considering address alignment, what is the worst-case time required to fetch a 4-byte operand from a memory with a 60-nsec cycle time and a

 10. Considering address alignment, what is the worst-case time required to

10. Considering address alignment, what is the worst-case time required to fetch a 4-byte operand from a memory with a 60-nsec cycle time and a data bus that is 16 bits wide? 11. If the data bus connecting the CPU and memory is 4 bytes wide, how many memory cycles are required to read each of the following from memory? (a) A 16-bit operand read from decimal address 5 (b) A 16-bit operand read from decimal address 15 (c) A 32-bit operand read from decimal address 10 (d) A 32-bit operand read from decimal address 20

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!