A$.(4$ points$)$

Draw a compound gate $($in transistor level$)$ that implements the function described below. Find the minimum sizing of the transistors. Calculate the parasitic delay and logical effort of the gate inputs.