Question: a ) Consider the following loop [ 2 ] [ 1 ] [ 1 ] [ CLO - 3 , C 4 Analysis, PLO -
a Consider the following loop
CLO C Analysis, PLO Investigation
for i in range if~Xil
:
Is the above loop vectorizable? If not, then show where the problem lies.
Compare the Intel's SIMD extension instructions and RISCV vector instructions. c Consider the following code where A and B are memorybased arrays and s a double precision FP
number also stored in memory:
for i in range : AiAis
BiBi Ai following table gives the stall cycles required between instruction producing the result and the
The
instruction using that result.
Instruction Producing Result
FP ALU operation FP ALU operation
Load Double
Load Double Integer ALU
Instruction Using Result
Another FP ALU operation Store Double
FP ALU operation
Store Double Conditional Branch
Stall cycles required
The corresponding assembly code without any scheduling is given as under:
double precision FP load
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
