A multicore SMT multiprocessor is illustrated in the following picture. Only the cache contents are shown. Each
Question:
A multicore SMT multiprocessor is illustrated in the following picture. Only the cache contents are shown. Each core has a single, private cache with coherence maintained using the snooping coherence protocol. Each cache is direct-mapped, with four lines, each holding 2 bytes (to simplify diagram). For further simplification, the whole line addresses in memory are shown in the address fields in the caches, where the tag would normally exist. The coherence states are denoted M, S, and I for Modified, Shared, and Invalid.
Show the resulting state (i.e., coherence state, tags, and data) of the caches and memory after the actions given below (actions do not depend on one another). Show only the cache lines that are related.
A) C3 wants to read AC 18
B) C0 wants to write 0080 to AC28
C) C3 wants to write 0020 to AC10
D) C1 wants to read AC 00
C) C3 wants to read AC20
Computer Architecture A Quantitative Approach
ISBN: 978-0123704900
4th edition
Authors: John L. Hennessy, David A. Patterson