A processor has an external input clock of $20$ MHz $,$ PLL will be used to produce Fosc$=80$ MHz $.$

$($a$)$ Determine a valid settings for $N1,M$ and N $2.$

$($b$)$Write the main program that sets configuration registers and SFR required for the desired system clock.