A register cell is to be designed for an 8-bit register RO that has the following...

 

Transcribed Image Text:

A register cell is to be designed for an 8-bit register RO that has the following Register Transfer Functions (Registers R0 and R1 serve as the 8-bit sources) KO: RORO RI K1: RORO V R1 K2: RO(RO RI)' K3: RORO ^ R1 Prelab: a) Draw the block diagram for the implementation of the Register Transfer Functions listed above b) Draw the logic diagram (for one bit) of the hardware implementation (of the Register Transfer Functions listed above) by using functional block symbols for the registers (RO and RI) and using a multiplexer. c) Similar to part b, now find the optimum Boolean expression (using AND, OR and NOT operators) by obtaining the reduced SOP expression (K-map reduction) that would implement the same Register Transfer Functions (for the i-th bit) A register cell is to be designed for an 8-bit register RO that has the following Register Transfer Functions (Registers R0 and R1 serve as the 8-bit sources) KO: RORO RI K1: RORO V R1 K2: RO(RO RI)' K3: RORO ^ R1 Prelab: a) Draw the block diagram for the implementation of the Register Transfer Functions listed above b) Draw the logic diagram (for one bit) of the hardware implementation (of the Register Transfer Functions listed above) by using functional block symbols for the registers (RO and RI) and using a multiplexer. c) Similar to part b, now find the optimum Boolean expression (using AND, OR and NOT operators) by obtaining the reduced SOP expression (K-map reduction) that would implement the same Register Transfer Functions (for the i-th bit)