Question: An L2 cache is connected to a memory system via a 256-bit wide bus. The memory delay is 60 CPU cycles. How many cycles are

 An L2 cache is connected to a memory system via a

An L2 cache is connected to a memory system via a 256-bit wide bus. The memory delay is 60 CPU cycles. How many cycles are required to transfer a 32-byte block from the memory to the L2 cache if sending the address requires 1 CPU cycle and each bus transfer requires 4 CPU cycles? Answer: 213

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!