Assume every gate has a 40ps delay. tpg - the delay associated with determine the P, and G, logic for each pair of inputs Ipg_block-the delay associated with determine the Pij and Gij logic for each block TAND OR - the delay associated with the final AND-OR logic of block tFull_adder - the delay associated with a single full adder block Ladder_clay- the overall delay of the CLA adder Determine the delays associated with the above parameters for a 24-bit adder a) 2-bit blocks (12 total blocks) b) 3-bit blocks (8 total blocks) c) 4-bit blocks (6 total blocks)