Question: Assume that the system uses a 3 2 - bit address. ( RISC - V architecture ) a . Consider a cache with 3 2
Assume that the system uses a bit address. RISCV architecture
a Consider a cache with of data,way set associativity, and byte line block
size. What is the size of each line's tag in bits?
b Consider a cache with sets, way set associativity, and bit tags. How many bytes
can the cache store? What is the data capacity not including overhead of storing tags,
valid bits, etc.?
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
