Assuming that we have a direct mapped cache with a storage size of 4 4 byte blocks. For each address in the following read access sequence, indicate whether a cache hit or miss would occur (accesses are all bytes) 0, 10, 32, 34, 32, 13. Show the final state of the cache (valid and tag fields) after all the accesses are made.