(b) If the register file were to be modified such that it has only one read/write port instead of the (0.5) current 3 port design, what changes would you make to the multicycle datapath and controller to implement that? Draw the corresponding FSM for an add instruction on this new architecture (2.5) 2. (a) Draw the FSM diagram of an add instruction for a multicycle MIPS processor