Bijan's pipelined processor features separate instruction and data caches. The instruction cache (I-cache) has a single...
Fantastic news! We've Found the answer you've been seeking!
Question:
Transcribed Image Text:
Bijan's pipelined processor features separate instruction and data caches. The instruction cache (I-cache) has a single level and the data cache (D-cache) has two levels, as shown in the figure below. The processor achieves an average CPI of 1.2 not accounting for memory stalls. L1 I-Cache has a hit ratio of 99%. L1D-Cache has a hit ratio of 85%. L2 D-Cache has a hit ratio of 75%. Memory reference instructions account for 20% of all the instructions executed. Out of these memory reference instructions 70% are reads and 30% are writes. L1 Cache access time is 2 cycles. L2 Cache access time is 40 cycles. All cache blocks are word-sized. Upon a cache miss, the CPU experiences a latency of 120 cycles for read from memory; and a latency of 6 cycles on write to memory. Assume write-through and write-allocate policy is being used. There is no write-buffer in the datapath between the CPU and memory bus, hence the CPU must stall until each write reaches memory. Answer the following questions. L1 I-CACHE L1 D-CACHE MAIN MEMORY Show your work to receive credit. Round final answers to 3 significant digits. L2 D-CACHE a. Calculate the loads and stores as percentages of total instructions. (2 points) b. Calculate the EMAT for I-Cache read, in terms of CPU cycles. (2 points) c. Calculate the EMAT (Effective Memory Access Time) of L2 D-Cache Reads, in terms of CPU cycles. Then, calculate the EMAT of L1 D-Cache Reads, in terms of CPU cycles. (4 points) d. Calculate the EMAT of L2 D-Cache Writes, in terms of CPU cycles. Then, calculate the EMAT of L1 D-Cache Writes, in terms of CPU cycles.(4 points) e. Calculate the effective CPI of the processor accounting for the memory stalls. (2 points) Bijan's pipelined processor features separate instruction and data caches. The instruction cache (I-cache) has a single level and the data cache (D-cache) has two levels, as shown in the figure below. The processor achieves an average CPI of 1.2 not accounting for memory stalls. L1 I-Cache has a hit ratio of 99%. L1D-Cache has a hit ratio of 85%. L2 D-Cache has a hit ratio of 75%. Memory reference instructions account for 20% of all the instructions executed. Out of these memory reference instructions 70% are reads and 30% are writes. L1 Cache access time is 2 cycles. L2 Cache access time is 40 cycles. All cache blocks are word-sized. Upon a cache miss, the CPU experiences a latency of 120 cycles for read from memory; and a latency of 6 cycles on write to memory. Assume write-through and write-allocate policy is being used. There is no write-buffer in the datapath between the CPU and memory bus, hence the CPU must stall until each write reaches memory. Answer the following questions. L1 I-CACHE L1 D-CACHE MAIN MEMORY Show your work to receive credit. Round final answers to 3 significant digits. L2 D-CACHE a. Calculate the loads and stores as percentages of total instructions. (2 points) b. Calculate the EMAT for I-Cache read, in terms of CPU cycles. (2 points) c. Calculate the EMAT (Effective Memory Access Time) of L2 D-Cache Reads, in terms of CPU cycles. Then, calculate the EMAT of L1 D-Cache Reads, in terms of CPU cycles. (4 points) d. Calculate the EMAT of L2 D-Cache Writes, in terms of CPU cycles. Then, calculate the EMAT of L1 D-Cache Writes, in terms of CPU cycles.(4 points) e. Calculate the effective CPI of the processor accounting for the memory stalls. (2 points)
Expert Answer:
Related Book For
Logic And Computer Design Fundamentals
ISBN: 9780133760637
5th Edition
Authors: M. Morris Mano, Charles Kime, Tom Martin
Posted Date:
Students also viewed these computer network questions
-
"internet radios" for streaming audio, and personal video recorders and players. Describe design and evaluation processes that could be used by a start-up company to improve the usability of such...
-
Portray in words what transforms you would have to make to your execution to some degree (a) to accomplish this and remark on the benefits and detriments of this thought.You are approached to compose...
-
DBU Systems manufactures testing equipment for the communications industry. In developing a new device for maritime communication, the design group has estimated the following unit costs. Metal...
-
Identify the disclosures that IAS 24 requires to be provided regarding remuneration paid to key management personnel. Do you think the costs of making such disclosures outweigh the benefits? Explain...
-
SAN A/S,1 a company incorporated in Denmark, manufactures electric heating products for the industrial market. The company was founded in 1950 and was involved in a limited way in the production of...
-
Sketch a radial drilling machine and explain its working.
-
On December 1, 2005 the Cone Company issued its 10%, $2 million face value bonds for $2.3 million, plus accrued interest. Interest is payable on November 1 and May 1. On December 31, 2007 the book...
-
Your company has identified $2750 per week of potential savings on your processing line. Your company wishes to deposit these savings into an account that earns 1.15% interest compounded weekly....
-
Let F be the equation y = ex, let G be the equation x = 2, and let H be the equation y = 1. Find the area of the region enclosed by the graphs of these equations. (Use symbolic notation and fractions...
-
1. (6%) The following pseudo-code is a solution to the infinite-buffer producer-consumer problem using semaphores discussed in class, where semaphore S is used to ensure mutual exclusion and the...
-
Identify the purposes of functional system modeling in digital engineering
-
Could someone explain how to respond to the questions below in an educated manner? Dr. C- I have discovered that that is what trainers may conduct and I agree that this may not work. You are right...
-
Let language L2 = {w|w contains neither 01 nor 10}. L2 is the complement of a simpler language. i. Write a description for L2 (using set notation, similar to L above). ii. Draw a DFA that recognizes...
-
Sylvia Faircloth has two Class 1 rental properties that are both subject to a 4% CCA rate. Property 1 has a UCC balance at the beginning of the year of $510,000 and has rental income before the...
-
The University of Mellencamp is a private, non-profit academic institution. There are 4 colleges located in the institution. It is located in Northern Luzerne County and sunny state of Pennsylvania....
-
How can you tell from the vertex form y = a(x - h) 2 + k whether a quadratic function has no real zeros?
-
You lift a book at a constant speed. Which statement is true about the work W done by your hand and the change in the book's gravitational potential energy U g ? A. W> AU>0 B. W < AU <0 C. W=AU>0 D....
-
At a point where the electric potential is 400 V, a positive charge is moving to the left. As the charge continues to move, it slows down, stops, and then begins to move back to the right. Using what...
-
A positively charged particle moves from point I to point 2. As it does, its electric potential energy? A. Increases. B. Decreases. C. Stays the same. 102
Study smarter with the SolutionInn App