Blocking vs Nonblocking Assignments: Verilog supports two types of assignment within 'always' blocks, with subtly different...

Transcribed Image Text:

Blocking vs Nonblocking Assignments: Verilog supports two types of assignment within 'always' blocks, with subtly different behaviors. CODE1 123456 always @ (posedge clock) 2 begin end x = a b; y a ^b ^ c; Z = x & yi = CODE2 1 always @ (posedge clock) 2 begin 3&5 6 4 6 end x <= a | b; y <= a ^b ^ C; Z <= x & y; (a) Which one (CODE1 or CODE2) is the example of nonblocking assignment? (b) Explain the different behaviors of CODE1 and CODE2 in terms of value of register z after each positive edge of clock. Blocking vs Nonblocking Assignments: Verilog supports two types of assignment within 'always' blocks, with subtly different behaviors. CODE1 123456 always @ (posedge clock) 2 begin end x = a b; y a ^b ^ c; Z = x & yi = CODE2 1 always @ (posedge clock) 2 begin 3&5 6 4 6 end x <= a | b; y <= a ^b ^ C; Z <= x & y; (a) Which one (CODE1 or CODE2) is the example of nonblocking assignment? (b) Explain the different behaviors of CODE1 and CODE2 in terms of value of register z after each positive edge of clock.

Answer rating: 100% (QA)

Answer ANS a CODE 2 IS ... View the full answer