Question: Cache: Suppose we have a processor with a clock rate of 4 GHz and a base CPI that would be 2.0 iff all references hit

Cache:

Suppose we have a processor with a clock rate of 4 GHz and a base CPI that would be 2.0 iff all references hit in the primary cache. Assume a main memory access time of 50 ns, including all miss handling. Suppose the miss rate per instruction at the primary cache is 4%.

a) What is the miss penalty to main memory?

b) What is the effective CPI with one level of caching?

c) Now assume that we add a secondary cache that has a 2.5 ns access time for either a hit or miss and is large enough to reduce the miss rate to main memory to 1%. What is the miss penalty for an access to this second-level cache?

d) How much faster will the processor be after secondary cache has been added?

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock blur-text-image

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!

d) Suppose we have a processor with a clock rate of 4 GHz. Assume a main memory access time of 100 ns primary cache is(2%) How 0.5%2 Show your work to get full credit. ncluding all the miss handling....

[ 1 5 / 2 0 / 1 0 ] In this exercise, we examine the effect of the interconnection network topology on the CPI of programs running on a 6 4 - processor distributed - memory multiprocessor....

In this exercise, we examine the effect of the interconnection network topology on the CPI of programs running on a 64-processor distributed-memory multiprocessor. The processor clock rate is 2.0...

(5) [22 pts] Consider two processors with different instruction set architecture, P1 and P2. Processor P1 runs on a clock rate of 2.5 GHz and P2 runs on 3.0 GHz. There are four classes of...

Operation of Two-Level Memory The locality property can be exploited in the formation of a two-level memory. The upper-level memory (M1) is smaller, faster, and more expensive (per bit) than the...

Pl runs on a clock rate of 2.5 GHz and P2 runs on 3.0 GHz. There are four classes of instructions: arith/logic, load, store, and control, whose CPIs and frequencies of each processor are given in the...

Consider a memory system that is composed of one cache and a main memory. The access to the main memory takes 16 ns. Given a clock frequency of 4 GHz, an instruction miss rate of 8%, and data...

5.10 In this exercise, we will look at the different ways capacity affects overall performance. In general, cache access time is proportional to capacity. Assume that main memory accesses take 70 ns...

Imagine your team is operating as support for the departments HR officer, Kathleen Pool. In light of the consultants report and recommendations (i.e., survey results), your team will be assisting...

a. If Food Max in Problem 46 could increase its shelf space for half-gallon cartons of milk, how much would profit increase per carton? b. If Food Max could get the local dairy to increase the amount...

A $ 1 0 0 0 par value, 5 % semi - annual coupon bond with twenty - five years remaining to maturity is priced at $ 9 9 5 This bond is callable in seventeen years at a price of $ 1 0 6 0 . What is...

Which of the following below is not one of the four major forms of business entities that are discussed in this chapter?

KEY QUESTION Use your demand schedule for a public good, determined in question 1, and the following supply schedule to ascertain the optimal quantity of this public good. Why is this the optimal...

Demographers have been very surprised that total fertility rates have fallen below 2.0, especially because most people in most countries tell pollsters that they would like to have two children. Can...

KEY QUESTION On the basis of the three individual demand schedules below, and assuming these three people are the only ones in the society, determine ( a ) the market demand schedule on the...