Complete a verilog module with the following header:

module test$1($

output logic z$,$

input logic d$,$e$,$f $)$;

that implements the truth table.

d e f z

$----------------------------$

$0001$

$0011$

$0100$

$0110$

$1001$

$1011$

$1101$

$1111$