Consider a byte addressable MIPS processor $($discussed in the textbook$)$ has a $32-$bit address bus and a cache memory consists of $256(=28)$ sets. Assume that a one$-$way set associated $($also known as direct mapped$)$ cache is used to implement cache with a block size of $4$ main memory words.