Create a sequential circuit that implements 4 bit unsigned division following the design of the sequential divider seen in class. Your circuit will have a RESET input. On a rising clock edge, when RESET is high, your circuit should initialize its internal registers with the 4 bit inputs A and B, and then start the division on subsequent clock cycles when RESET is low. Your circuit should also provide a DONE signal that goes high when the 4 bit result is ready. You may use anything you like from the default Logisim library (e.g., wiring, clock, gates, plexers, memory), but you should ONLY use ONE addition or subtraction circuit from the Arithmetic part of the library.