DMA controller can interrupt the CPU $($within an instruction cycle$)$

a$)$ at any instance b$)$ at multiple pre$-$defined instances c$)$ at one pre$-$defined instance d$)$ never ever