Question: For a direct mapped cache design with 3 2 - bit address, the address is divided as follows: - bits 0 - 3 are used

For a direct mapped cache design with 32-bit address, the address is divided as follows:
- bits 0-3 are used for the offset
- bits 4-9 are used for the index
- bits 10-31 are used for the tag
If the CPU references the addresses 100 and 101, in which line and which byte these can be found?
Select one:
a. line 5, byte 4 and byte 6
b. line 6, the same byte
c. line 4, bye 5 and byte 6
d. line 5, the same byte
e. line 6, bye 4 and byte 5

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Databases Questions!