Question: For a direct mapped cache design with 3 2 - bit address, the address is divided as follows: - bits 0 - 3 are used
For a direct mapped cache design with bit address, the address is divided as follows:
bits are used for the offset
bits are used for the index
bits are used for the tag
If the CPU references the addresses and in which line and which byte these can be found?
Select one:
a line bye and byte
b line byte and byte
c line the same byte
d line bye and byte
e line the same byte
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
