For a processor with clock rate of $4$GHz and base CPI of $1,$ its D cache miss rte is $6\%$ I cache miss rate is $2\%$ and hit time of both is $1$ cycle. If main memory access time is $40$ns and there are $100$ load$/$store instructions in a $500$ instruction program without jump$/$branches what is the AMAT of the program