For $($i$)$ FFs$,($ii$)$ two$-$phase transparent latches, and $($iii$)$ pulsed latches with $80$ ps pulse width, determine

the maximum logic propagation delay available within a $500$ps clock cycle, when the clock skew is $50$ps$.$