Question: Given the following code: module clock_gate (input wire clk, enable, din, set, output reg dout); always @ (negedge clk or posedge set) begin if
Given the following code: module clock_gate (input wire clk, enable, din, set, output reg dout); always @ (negedge clk or posedge set) begin if (set) dout
Step by Step Solution
3.49 Rating (149 Votes )
There are 3 Steps involved in it
a Synthesize to insert clock gating circuitry Assuming the clock gate module is implemented using a D flipflop the following RTL code can be used to i... View full answer
Get step-by-step solutions from verified subject matter experts
