i have question about Computer organization and embedded system version6 chapter 7 question 18. Have no clue for that question so hope to get answer for this question

Data are stored in a small memory in an input interface connected to a synchronous bus that uses the protocol of Figure 7.5. Read andWrite operations on the bus are indicated by a Command line called RW. The speed of the memory is such that two clock cycles are required to read data from the memory. Design a circuit to generate the Slave-ready response of this interface Time 4 Clock Address Command Data Sla ve-ready Figure 7.5 An input transfer using multiple clock cycles