a. In a 4 GHz pipelined processor, ALU and Branch operations take 4 cycles while Memory...

 

Transcribed Image Text:

a. In a 4 GHz pipelined processor, ALU and Branch operations take 4 cycles while Memory operations take 5 cycles. If a program has 40% ALU, 20% Branch, and 40% Memory operations, what is the average instruction execution time in nanoseconds without any pipelining? b. If there is a pipeline overhead that adds 0.05 ns to each cycle, what is the speed up of this program for pipelining? Consider perfect pipelining with maximum speed up (i.e., CPI = 1) a. In a 4 GHz pipelined processor, ALU and Branch operations take 4 cycles while Memory operations take 5 cycles. If a program has 40% ALU, 20% Branch, and 40% Memory operations, what is the average instruction execution time in nanoseconds without any pipelining? b. If there is a pipeline overhead that adds 0.05 ns to each cycle, what is the speed up of this program for pipelining? Consider perfect pipelining with maximum speed up (i.e., CPI = 1)

Answer rating: 100% (QA)

a ALU and branch instruction takes 4 cycles while memory operations tak... View the full answer