In a particular dynamic memory chip, C,= 25 fF, the bit-line capacitance per cell is 1...

Transcribed Image Text:

In a particular dynamic memory chip, C,= 25 fF, the bit-line capacitance per cell is 1 fF, and bit-line control cir- cuitry involves 12 fF. For a 1-Mbit-square array, what bit- line signals result when a stored 1 is read? When a stored 0 is read? Assume that Vpp =5 V, and V, (including the body effect) = 1.5 V. Recall that the bit lines are precharged to DD Vor/2. In a particular dynamic memory chip, C,= 25 fF, the bit-line capacitance per cell is 1 fF, and bit-line control cir- cuitry involves 12 fF. For a 1-Mbit-square array, what bit- line signals result when a stored 1 is read? When a stored 0 is read? Assume that Vpp =5 V, and V, (including the body effect) = 1.5 V. Recall that the bit lines are precharged to DD Vor/2.