In superscalar Implementation the processor need to have: a$.$ Mechanisms for committing the process state in correct order. b$.$ Logic for determining true dependencies involving register values and mechanisms for communicating these values to where they are needed during execution. c$.$ Instruction fetch strategies that simultaneously fetch multiple instructions d$.$ Mechanisms for initiating, or issuing, multiple instructions in parallel.O e$.$ ALL of these