In the single$-$cycle processor, there is a simple ALU with only the $2-$input NAND operation. More complex operations should be split intoseveral instructions. If the ALU supports more complex functions, the instruction number can be reduced, but the ALU has a longer delay $($from $100$ps to $150$ps$).$ The delay of each unit is listed in the following table