Mips computer architecture question and this is not for homework it is for exam review

plz answer the question thumbs up

Chapter 4 Material Add UI Shift left 2 em Read Instruction (31-26 Control Memto RegWrite Instruction 125-21] Read PCRead register 1 Read address Instruction [20-16]Read data 1 register 2 Write Read ALU ALU Address dataM 31-0] Read Instruction [15register data 2 Write data Registers Write Data 16 Sign- extend Instruction [15-0) 32 ALU Instruction [5-0 Figure 1: Non-pipelined MIPS Implementation The following questions concern the non-pipelined MIPS implementation, diagrammed above and MIPS instruction: AND Ss, $t3, $t4 1. Convert the MIPS instruction to machine code and indicate the bits that are placed on the output lines of instruction memory. Trace the path of the instruction. 2. What is the CPI for every instruction in the above diagram? 3. How are control signals generated? Role of multiplexers? 4. How are lw/sw instructions executed? Branch instructions? Chapter 4 Material Add UI Shift left 2 em Read Instruction (31-26 Control Memto RegWrite Instruction 125-21] Read PCRead register 1 Read address Instruction [20-16]Read data 1 register 2 Write Read ALU ALU Address dataM 31-0] Read Instruction [15register data 2 Write data Registers Write Data 16 Sign- extend Instruction [15-0) 32 ALU Instruction [5-0 Figure 1: Non-pipelined MIPS Implementation The following questions concern the non-pipelined MIPS implementation, diagrammed above and MIPS instruction: AND Ss, $t3, $t4 1. Convert the MIPS instruction to machine code and indicate the bits that are placed on the output lines of instruction memory. Trace the path of the instruction. 2. What is the CPI for every instruction in the above diagram? 3. How are control signals generated? Role of multiplexers? 4. How are lw/sw instructions executed? Branch instructions