Please explain. I will thumbs up

9 10 points) A processor executes an instruction in the following six stages. The time required by each stage in picoseconds (1,000 ps 1 ns) is given for each stage. IF Instruction fetch ID Instruction decode OF Operand fetch OE Execute M Memory access OS Operand store (writeback) 220 ps 320 ps 200 ps 280 ps 350 ps 500 ps a. What is the time to execute an instruction if the processor is not pipelined? b. What is the time taken to fully execute an instruction assuming that this structure is pipelined in six stages and that there is an additional 15 ps per stage due to the pipeline latches? c. Once the pipeline is full, what is the average instruction execution time? d. Suppose that 30% of instructions are branch instructions that are taken and cause a 4-cycle penalty, what is the effective instruction execute time