please only use the code in red

Assume the $5-$stage pipeline machine support $2-$read ports and $1$ write$-$port. There is implicit bypass forwarding of execution result to register read and the memory has two ports which allows reading and writing of memory at the same time $($or there are instruction cache and data cache$).$ What is the average CPI for executing this code segment?

Please include a table showing the pipeline stages