solve plz with verilog programe

put to code to be able to copy it

Q2) Design a 2x4 Decoder with gate level in verilog. Then simulate it with testbench module. (Take screen shots from your codes and simulation's output.) A: Y3 Y D D Yo E