Figure P5-1 shows a common source single transistor MOSFET amplifier utilizing an N-Channel Enhancement Mode MOSFET....

 

Transcribed Image Text:

Figure P5-1 shows a common source single transistor MOSFET amplifier utilizing an N-Channel Enhancement Mode MOSFET. The term "common source" refers to the source terminal being shared by both the input circuit and the output circuit. The parameters for the MOSFET and the supply voltage are also given. VDD Vgs VGS 2 iD + VIN RD Q1 + VOUT V= 1.8V k'n (W/L) = 120mA/V² VDD 12V = = Figure P5-1. Hand Analysis Pl. In terms of DC bias, determine a value for VGs to set the drain current ID to 5mA. Also determine a value for RD to set the VDS bias to 6 V. P2. In terms of small-signal parameters, determine the transconductance gm of this amplifier as well as the voltage gain, Av. P3. If vgs is a 0.1Vpk sinewave at a frequency of 1kHz [ ie. Vgs expression for the output voltage vour as a function of time. complete cycles, including the DC bias for each signal. = 0.1sin(2nft) V] determine an Sketch VIN and vOUT for two Simulation P4. Simulate the circuit of Figure P5-1 to verify your hand analysis and create a plot similar to P3 as part of your prelab. Use the virtual MOSFET model in simulation with SPICE parameters VT0 = 1.8V and KP = 120mA/V2. (The default values of 100um for W and L will be fine since their ratio equals unity.) Figure P5-1 shows a common source single transistor MOSFET amplifier utilizing an N-Channel Enhancement Mode MOSFET. The term "common source" refers to the source terminal being shared by both the input circuit and the output circuit. The parameters for the MOSFET and the supply voltage are also given. VDD Vgs VGS 2 iD + VIN RD Q1 + VOUT V= 1.8V k'n (W/L) = 120mA/V² VDD 12V = = Figure P5-1. Hand Analysis Pl. In terms of DC bias, determine a value for VGs to set the drain current ID to 5mA. Also determine a value for RD to set the VDS bias to 6 V. P2. In terms of small-signal parameters, determine the transconductance gm of this amplifier as well as the voltage gain, Av. P3. If vgs is a 0.1Vpk sinewave at a frequency of 1kHz [ ie. Vgs expression for the output voltage vour as a function of time. complete cycles, including the DC bias for each signal. = 0.1sin(2nft) V] determine an Sketch VIN and vOUT for two Simulation P4. Simulate the circuit of Figure P5-1 to verify your hand analysis and create a plot similar to P3 as part of your prelab. Use the virtual MOSFET model in simulation with SPICE parameters VT0 = 1.8V and KP = 120mA/V2. (The default values of 100um for W and L will be fine since their ratio equals unity.)

Answer rating: 100% (QA)

P1 DC Bias Analysis To set the drain current ID to 5mA we use the formula ID 12knVGS Vt2 where kn is ... View the full answer