The time lag between when the memory controller starts to fetch a line of data from RAM and when the RAM actually starts to deliver the data is known as $\_\_\_\_\_\_\_.$

Question $4$ options:

a$)$

delay

b$)$

skip

c$)$

hold time

d$)$

latency