VHDL allows the designer to describe hardware using different language constructs.

Although, these constructs might have the same, or similar, functionality, the result

of the synthesis is quite different. One example is the if$-$else and the case constructs.

Explain the difference between the if$-$else and the case construct with respect to

simulation and synthesis.