VHDL provides a formal way to do a structural modeling by:

$$ Declare a list of components being used

$$ Declare signals which define the nets that interconnect components

$$ Label multiple instances of the same component so that each instance is

uniquely defined.

$$ The components and signals are declared within the architecture

body