Question: Write a System Verilog model of a 4-to-2 bit priority encoder, using continuous assign statements. Write a SystemVerilog testbench model that tests your priority encoder

Write a System Verilog model of a 4-to-2 bit priority encoder, using continuous assign statements. Write a SystemVerilog testbench model that tests your priority encoder module by applying all possible input combinations
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
