The NMOS inverter with depletion load is shown in Figure 16.7(a). The bias is (V_{D D}=2.5 mathrm{~V}).

Question:

The NMOS inverter with depletion load is shown in Figure 16.7(a). The bias is $V_{D D}=2.5 \mathrm{~V}$. The transistor parameters are $V_{T N D}=0.5 \mathrm{~V}$ and $V_{T N L}=-1 \mathrm{~V}$. The width-to-length ratio of the load device is $W / L=1$.

(a) Design the driver transistor such that $v_{O}=0.05 \mathrm{~V}$ when the input is a logic 1.

(b) What is the power dissipated in the circuit when $v_{I}=2.5 \mathrm{~V} ?$

Figure 16.7(a):-

image text in transcribed